We further propose to apply combined parallel and pipelining techniques to eliminate the fanout effect in long generator polynomials. The advantage of the proposed approach over the previous architectures is that it has both feedforward and feedback paths. We propose a novel high speed parallel LFSR architecture based on parallel IIR filter design, pipelining and retiming algorithms. Second, a new formulation is proposed to modify the LFSR into the form of an infinite impulse response (IIR) filter. This method applies to all generator polynomials used in CRC operations and BCH encoders. This transformation achieves a full speed-up compared to the serial architecture at the cost of an increase in hardware overhead. First, this paper presents a mathematical proof of existence of a linear transformation to transform LFSR circuits into equivalent state space formulations. The contribution of this paper is two fold.
Linear feedback shift register (LFSR) is an important component of the cyclic redundancy check (CRC) operations and BCH encoders.
